 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| UC3844B, UC3845B, UC2844B, UC2845B High Performance Current Mode Controllers The UC3844B, UC3845B series are high performance fixed frequency current mode controllers. They are specifically designed for Off-Line and dc-dc converter applications offering the designer a cost-effective solution with minimal external components. These integrated circuits feature an oscillator, a temperature compensated reference, high gain error amplifier, current sensing comparator, and a high current totem pole output ideally suited for driving a power MOSFET. Also included are protective features consisting of input and reference undervoltage lockouts each with hysteresis, cycle-by-cycle current limiting, a latch for single pulse metering, and a flip-flop which blanks the output off every other oscillator cycle, allowing output deadtimes to be programmed from 50% to 70%. These devices are available in an 8-pin dual-in-line and surface mount (SOIC-8) plastic package as well as the 14-pin plastic surface mount (SOIC-14). The SOIC-14 package has separate power and ground pins for the totem pole output stage. The UCX844B has UVLO thresholds of 16 V (on) and 10 V (off), ideally suited for off-line converters. The UCX845B is tailored for lower voltage applications having UVLO thresholds of 8.5 V (on) and 7.6 V (off). Features http://onsemi.com 8 1 PDIP-8 N SUFFIX CASE 626 14 1 SOIC-14 D SUFFIX CASE 751A 8 1 SOIC-8 D1 SUFFIX CASE 751 * * * * * * * * * * * Trimmed Oscillator for Precise Frequency Control Oscillator Frequency Guaranteed at 250 kHz Current Mode Operation to 500 kHz Output Switching Frequency Output Deadtime Adjustable from 50% to 70% Automatic Feed Forward Compensation Latching PWM for Cycle-By-Cycle Current Limiting Internally Trimmed Reference with Undervoltage Lockout High Current Totem Pole Output Undervoltage Lockout with Hysteresis Low Startup and Operating Current Pb-Free Packages are Available VCC 7(12) VCC Undervoltage Lockout VC 7(11) Output Oscillator Latching PWM 6(10) Power Ground 5(8) Current Sense Input 3(5) GND 5(9) PIN CONNECTIONS Compensation Voltage Feedback Current Sense RT/CT 1 2 3 4 8 7 6 5 (Top View) Compensation NC Voltage Feedback NC Current Sense NC RT/CT 1 2 3 4 5 6 7 14 13 12 11 10 9 8 Vref VCC Output GN D Vref NC VCC VC Output GND Power Ground Vref 8(14) R R Vref Undervoltage Lockout 5.0V Reference (Top View) ORDERING INFORMATION See detailed ordering and shipping information in the package dimensions section on page 15 of this data sheet. RT/CT 4(7) Voltage Feedback Input 2(3) Output/ Compensation 1(1) Error Amplifier DEVICE MARKING INFORMATION See general marking information in the device marking section on page 16 of this data sheet. Pin numbers in parenthesis are for the D suffix SOIC-14 package. Figure 1. Simplified Block Diagram (c) Semiconductor Components Industries, LLC, 2008 September, 2008 - Rev. 9 1 Publication Order Number: UC3844B/D UC3844B, UC3845B, UC2844B, UC2845B MAXIMUM RATINGS Rating Bias and Driver Voltages (Zero Series Impedance, see also Total Device spec) (Note 1) Total Power Supply and Zener Current Output Current, Source or Sink (Note 2) Output Energy (Capacitive Load per Cycle) Current Sense and Voltage Feedback Inputs Error Amp Output Sink Current Power Dissipation and Thermal Characteristics D Suffix, Plastic Package, SOIC-14 Case 751A Maximum Power Dissipation @ TA = 25C Thermal Resistance, Junction-to-Air D1 Suffix, Plastic Package, SOIC-8 Case 751 Maximum Power Dissipation @ TA = 25C Thermal Resistance, Junction-to-Air N Suffix, Plastic Package, Case 626 Maximum Power Dissipation @ TA = 25C Thermal Resistance, Junction-to-Air Operating Junction Temperature Operating Ambient Temperature UC3844B, UC3845B UC2844B, UC2845B Symbol VCC, VC (ICC + IZ) IO W Vin IO Value 36 30 1.0 5.0 - 0.3 to + 5.5 10 Unit V mA A mJ V mA PD RqJA PD RqJA PD RqJA TJ TA 862 145 702 178 1.25 100 +150 0 to + 70 - 25 to + 85 mW C/W mW C/W W C/W C C Storage Temperature Range Tstg - 65 to +150 C Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability. 1. The voltage is clamped by a zener diode (see page 9 Under Voltage Lockout section). Therefore this voltage may be exceeded as long as the total power supply and zener current is not exceeded. 2. Maximum package power dissipation limits must be observed. 3. This device series contains ESD protection and exceeds the following tests: Human Body Model 4000 V per JEDEC Standard JESD22-A114B Machine Model Method 200 V per JEDEC Standard JESD22-A115-A 4. This device contains latch-up protection and exceeds 100 mA per JEDEC Standard JESD78 ELECTRICAL CHARACTERISTICS (VCC = 15 V [Note 5], RT = 10 k, CT = 3.3 nF. For typical values TA = 25C, for min/max values TA is the operating ambient temperature range that applies [Note 6], unless otherwise noted.) Characteristic REFERENCE SECTION Reference Output Voltage (IO = 1.0 mA, TJ = 25C) Line Regulation (VCC = 12 V to 25 V) Load Regulation (IO = 1.0 mA to 20 mA) Temperature Stability Total Output Variation over Line, Load, and Temperature Output Noise Voltage (f = 10 Hz to 10 kHz, TJ = 25C) Long Term Stability (TA = 125C for 1000 Hours) Output Short Circuit Current OSCILLATOR SECTION Frequency TJ = 25C TA = Tlow to Thigh TJ = 25C (RT = 6.2 k, CT = 1.0 nF) Frequency Change with Voltage (VCC = 12 V to 25 V) Frequency Change with Temperature (TA = Tlow to Thigh) Oscillator Voltage Swing (Peak-to-Peak) fOSC kHz 49 48 225 - - - 52 - 250 0.2 1.0 1.6 55 56 275 1.0 - - 49 48 225 - - - 52 - 250 0.2 0.5 1.6 55 56 275 1.0 - - % % V Vref Regline Regload TS Vref Vn S ISC 4.95 - - - 4.9 - - - 30 5.0 2.0 3.0 0.2 - 50 5.0 - 85 5.05 20 25 - 5.1 - - -180 4.9 - - - 4.82 - - - 30 5.0 2.0 3.0 0.2 - 50 5.0 - 85 5.1 20 25 - 5.18 - - -180 V mV mV mV/C V mV mV mA Symbol Min Typ UC284XB Max UC384XB, XBV Min Typ Max Unit DfOSC/DV DfOSC/DT VOSC 5. Adjust VCC above the Startup threshold before setting to 15 V. 6. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible. Thigh = + 70C for UC3844B, UC3845B Tlow = 0C for UC3844B, UC3845B = - 25C for UC2844B, UC2845B = + 85C for UC2844B, UC2845B = - 40C for UC3844BV, UC3845BV = +105C for UC3844BV, UC3845BV http://onsemi.com 2 UC3844B, UC3845B, UC2844B, UC2845B ELECTRICAL CHARACTERISTICS (VCC = 15 V [Note 7], RT = 10 k, CT = 3.3 nF. For typical values TA = 25C, for min/max values TA is the operating ambient temperature range that applies [Note 8], unless otherwise noted.) Characteristic OSCILLATOR SECTION Discharge Current (VOSC = 2.0 V) TJ = 25C TA = Tlow to Thigh (UC284XB, UC384XB) TA = Tlow to Thigh (UC384XBV) ERROR AMPLIFIER SECTION Voltage Feedback Input (VO = 2.5 V) Input Bias Current (VFB = 5.0 V) Open Loop Voltage Gain (VO = 2.0 V to 4.0 V) Unity Gain Bandwidth (TJ = 25C) Power Supply Rejection Ratio (VCC = 12 V to 25 V) Output Current - Sink (VO = 1.1 V, VFB = 2.7 V) Output Current - Source (VO = 5.0 V, VFB = 2.3 V) Output Voltage Swing High State (RL = 15 k to ground, VFB = 2.3 V) Low State (RL = 15 k to Vref, VFB = 2.7 V) (UC284XB, UC384XB) (UC384XBV) CURRENT SENSE SECTION Current Sense Input Voltage Gain (Notes 9 & 10) (UC284XB, UC384XB) (UC384XBV) Maximum Current Sense Input Threshold (Note 9) (UC284XB, UC384XB) (UC384XBV) Power Supply Rejection Ratio (VCC = 12 V to 25 V) (Note 9) Input Bias Current Propagation Delay (Current Sense Input to Output) OUTPUT SECTION Output Voltage Low State (ISink = 20 mA) (ISink = 200 mA, UC284XB, UC384XB) (ISink = 200 mA, UC384XBV) High State (ISource = 20 mA, UC284XB, UC384XB) (ISource = 20 mA, UC384XBV) (ISource = 200 mA) Output Voltage with UVLO Activated (VCC = 6.0 V, ISink = 1.0 mA) Output Voltage Rise Time (CL = 1.0 nF, TJ = 25C) Output Voltage Fall Time (CL = 1.0 nF, TJ = 25C) UNDERVOLTAGE LOCKOUT SECTION Startup Threshold UCX844B, BV UCX845B, BV Minimum Operating Voltage After Turn-On UCX844B, BV UCX845B, BV Vth V 15 7.8 9.0 7.0 16 8.4 10 7.6 17 9.0 11 8.2 14.5 7.8 8.5 7.0 16 8.4 10 7.6 17.5 9.0 V 11.5 8.2 V VOL VOH - - - 13 - 12 - - - 0.1 1.6 - 13.5 - 13.4 0.1 50 50 0.4 2.2 - - - - 1.1 150 150 - - - 13 12.9 12 - - - 0.1 1.6 1.6 13.5 - 13.4 0.1 50 50 0.4 2.2 2.3 - - - 1.1 150 150 V ns ns AV V/V 2.85 - 0.9 - - - - 3.0 - 1.0 - 70 - 2.0 150 3.15 - 1.1 - - -10 300 2.85 2.85 0.9 0.85 - - - 3.0 3.0 1.0 1.0 70 - 2.0 150 3.15 3.25 V 1.1 1.1 - -10 300 dB mA ns VFB IIB AVOL BW PSRR ISource VOH VOL ISink 2.45 - 65 0.7 60 2.0 - 0.5 5.0 - - 2.5 - 0.1 90 1.0 70 12 -1.0 6.2 0.8 - 2.55 -1.0 - - - - - - 1.1 - 2.42 - 65 0.7 60 2.0 - 0.5 5.0 - - 2.5 - 0.1 90 1.0 70 12 -1.0 6.2 0.8 0.8 2.58 - 2.0 - - - - - - 1.1 1.2 V mA dB MHz dB mA V Idischg mA 7.8 7.5 - 8.3 - - 8.8 8.8 - 7.8 7.6 7.2 8.3 - - 8.8 8.8 8.8 Symbol Min UC284XB Typ Max UC384XB, XBV Min Typ Max Unit Vth PSRR IIB tPLH(In/Out) VOL(UVLO) tr tf VCC(min) 7. Adjust VCC above the Startup threshold before setting to 15 V. 8. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible. Thigh = + 70C for UC3844B, UC3845B Tlow = 0C for UC3844B, UC3845B = - 25C for UC2844B, UC2845B = + 85C for UC2844B, UC2845B = - 40C for UC3844BV, UC3845BV = +105C for UC3844BV, UC3845BV 9. This parameter is measured at the latch trip point with VFB = 0 V. 10. Comparator gain is defined as: AV = DV Output/Compensation DV Current Sense Input http://onsemi.com 3 UC3844B, UC3845B, UC2844B, UC2845B ELECTRICAL CHARACTERISTICS (VCC = 15 V [Note 11], RT = 10 k, CT = 3.3 nF. For typical values TA = 25C, for min/max values TA is the operating ambient temperature range that applies [Note 12], unless otherwise noted.) UC284XB Characteristic PWM SECTION Duty Cycle Maximum (UC284XB, UC384XB) Maximum (UC384XBV) Minimum TOTAL DEVICE Power Supply Current Startup (VCC = 6.5 V for UCX845B, Startup (VCC = 14 V for UCX844B, BV) Operating (Note 11) Power Supply Zener Voltage (ICC = 25 mA) ICC mA - - VZ 30 0.3 12 36 0.5 17 - - - 30 0.3 12 36 0.5 17 - V % DC(max) DC(min) 47 - - 48 - - 50 - 0 47 46 - 48 48 - 50 50 0 Symbol Min Typ Max UC384XB, XBV Min Typ Max Unit 11. Adjust VCC above the Startup threshold before setting to 15 V. 12. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible. Thigh = + 70C for UC3844B, UC3845B Tlow = 0C for UC3844B, UC3845B = - 25C for UC2844B, UC2845B = + 85C for UC2844B, UC2845B = - 40C for UC3844BV, UC3845BV = +105C for UC3844BV, UC3845BV 50 R T, TIMING RESISTOR (k ) 20 8.0 5.0 2.0 0.8 10 k NOTE: Output switches at 1/2 the oscillator frequency 20 k % DT, PERCENT OUTPUT DEADTIME 70 65 60 55 50 k 100 k 200 k 500 k fOSC, OSCILLATOR FREQUENCY (kHz) 1.0 M 50 10 k For R T u 5 Kf X 1.72 R TC T Figure 2. Timing Resistor versus Oscillator Frequency Figure 3. Output Deadtime versus Oscillator Frequency 2.55 V VCC = 15 V AV = -1.0 TA = 25C 3.0 V 20 mV/DIV 2.5 V 2.5 V 2.45 V 0.5 ms/DIV 2.0 V 1.0 ms/DIV Figure 4. Error Amp Small Signal Transient Response Figure 5. Error Amp Large Signal Transient Response http://onsemi.com 4 200 mV/DIV AAAAA AAAAA AAAAA AAAAA AAAAA 1. 2. 3. 4. 5. 6. 7. CT = 10 nF CT = 5.0 nF CT = 2.0 nF CT = 1.0 nF CT = 500 pF CT = 200 pF CT = 100 pF 20 k 80 VCC = 15 V TA = 25C 75 3 2 1 4 7 5 6 50 k 100 k 200 k 500 k fOSC, OSCILLATOR FREQUENCY (kHz) 1.0 M VCC = 15 V AV = -1.0 TA = 25C UC3844B, UC3845B, UC2844B, UC2845B A VOL , OPEN LOOP VOLTAGE GAIN (dB) 100 80 Gain 60 40 Phase 20 0 - 20 10 VCC = 15 V VO = 2.0 V to 4.0 V RL = 100 k TA = 25C 0 , EXCESS PHASE (DEGREES) Vth , CURRENT SENSE INPUT THRESHOLD (V) 1.2 VCC = 15 V 1.0 0.8 TA = 25C 0.6 TA = 125C 0.4 TA = - 55C 0.2 0 30 60 90 120 150 180 10 M 100 1.0 k 10 k 100 k f, FREQUENCY (Hz) 1.0 M 0 2.0 4.0 6.0 VO, ERROR AMP OUTPUT VOLTAGE (VO) 8.0 Figure 6. Error Amp Open Loop Gain and Phase versus Frequency Figure 7. Current Sense Input Threshold versus Error Amp Output Voltage ISC , REFERENCE SHORT CIRCUIT CURRENT (mA) Vref , REFERENCE VOLTAGE CHANGE (mV) VCC = 15 V - 4.0 - 8.0 - 12 TA = 125C - 16 - 20 TA = 25C - 24 0 20 40 60 80 100 Iref, REFERENCE SOURCE CURRENT (mA) 120 TA = - 55C 90 70 50 - 55 - 25 0 25 50 75 TA, AMBIENT TEMPERATURE (C) Figure 8. Reference Voltage Change versus Source Current Figure 9. Reference Short Circuit Current versus Temperature V , OUTPUT VOLTAGE CHANGE (2.0 mV/DIV) VCC = 15 V IO = 1.0 mA to 20 mA TA = 25C V , OUTPUT VOLTAGE CHANGE (2.0 mV/DIV) VCC = 12 V to 25 V TA = 25C 2.0 ms/DIV 2.0 ms/DIV Figure 10. Reference Load Regulation Figure 11. Reference Line Regulation http://onsemi.com 5 AAAA AAAA VCC = 15 V RL 0.1 W 100 125 0 110 O O UC3844B, UC3845B, UC2844B, UC2845B Vsat , OUTPUT SATURATION VOLTAGE (V) 0 -1.0 - 2.0 3.0 2.0 1.0 0 0 V O , OUTPUT VOLTAGE ICC, SUPPLY CURRENT (mA) 20 V/DIV 10 UCX845B 5 0 UCX844B 0 10 100 ns/DIV 20 30 VCC, SUPPLY VOLTAGE (V) Figure 14. Output Cross Conduction Figure 15. Supply Current versus Supply Voltage PIN FUNCTION DESCRIPTION Pin 8-Pin 1 2 3 4 5 6 7 8 10 12 14 8 11 9 2,4,6,13 14-Pin 1 3 5 7 Function Compensation Voltage Feedback Current Sense RT/CT GND Output VCC Vref Power Ground VC GND NC Description This pin is the Error Amplifier output and is made available for loop compensation. This is the inverting input of the Error Amplifier. It is normally connected to the switching power supply output through a resistor divider. A voltage proportional to inductor current is connected to this input. The PWM uses this information to terminate the output switch conduction. The Oscillator frequency and maximum Output duty cycle are programmed by connecting resistor RT to Vref and capacitor CT to ground. Oscillator operation to 1.0 kHz is possible. This pin is the combined control circuitry and power ground. This output directly drives the gate of a power MOSFET. Peak currents up to 1.0 A are sourced and sunk by this pin. The output switches at one-half the oscillator frequency. This pin is the positive supply of the control IC. This is the reference output. It provides charging current for capacitor CT through resistor RT. This pin is a separate power ground return that is connected back to the power source. It is used to reduce the effects of switching transient noise on the control circuitry. The Output high state (VOH) is set by the voltage applied to this pin. With a separate power source connection, it can reduce the effects of switching transient noise on the control circuitry. This pin is the control circuitry ground return and is connected back to the powersource ground. No connection. These pins are not internally connected. http://onsemi.com 6 AAAA AAAA AAAA AAAA ICC, SUPPLY CURRENT 100 mA/DIV A A A AAAA A AAAA AAAAA AAAA AAAA AAAA AAAA AAAA A AAAAAAAAAAA A A AAAAAAAAAAAAA A VCC TA = 25C TA = - 55C TA = - 55C TA = 25C Sink Saturation (Load to VCC) GND 200 400 600 I O, OUTPUT LOAD CURRENT (mA) Source Saturation (Load to Ground) VCC = 15 V 80 ms Pulsed Load 120 Hz Rate 90 % VCC = 15 V CL = 1.0 nF TA = 25C 10 % 50 ns/DIV 800 Figure 12. Output Saturation Voltage versus Load Current 25 VCC = 30 V CL = 15 pF TA = 25C 20 15 Figure 13. Output Waveform RT = 10 k CT = 3.3 nF VFB = 0 V ISense = 0 V TA = 25C 40 UC3844B, UC3845B, UC2844B, UC2845B OPERATING DESCRIPTION The UC3844B, UC3845B series are high performance, fixed frequency, current mode controllers. They are specifically designed for Off-Line and DC-DC converter applications offering the designer a cost-effective solution with minimal external components. A representative block diagram is shown in Figure 16. Oscillator The oscillator frequency is programmed by the values selected for the timing components RT and CT. Capacitor CT is charged from the 5.0 V reference through resistor RT to approximately 2.8 V and discharged to 1.2 V by an internal current sink. During the discharge of CT, the oscillator generates an internal blanking pulse that holds the center input of the NOR gate high. This causes the Output to be in a low state, thus producing a controlled amount of output deadtime. An internal flip-flop has been incorporated in the UCX844/5B which blanks the output off every other clock cycle by holding one of the inputs of the NOR gate high. This in combination with the CT discharge period yields output deadtimes programmable from 50% to 70%. Figure 2 shows RT versus Oscillator Frequency and Figure 3, Output Deadtime versus Frequency, both for given values of CT. Note that many values of RT and CT will give the same oscillator frequency but only one combination will yield a specific output deadtime at a given frequency. The oscillator thresholds are temperature compensated to within 6% at 50 kHz. Also, because of industry trends moving the UC384X into higher and higher frequency applications, the UC384XB is guaranteed to within 10% at 250 kHz. In many noise-sensitive applications it may be desirable to frequency-lock the converter to an external system clock. This can be accomplished by applying a clock signal to the circuit shown in Figure 18. For reliable locking, the free-running oscillator frequency should be set about 10% less than the clock frequency. A method for multi-unit synchronization is shown in Figure 19. By tailoring the clock waveform, accurate Output duty cycle clamping can be achieved to realize output deadtimes of greater than 70%. Error Amplifier Comparator. This guarantees that no drive pulses appear at the Output (Pin 6) when Pin 1 is at its lowest state (VOL). This occurs when the power supply is operating and the load is removed, or at the beginning of a soft-start interval (Figures 21, 22). The Error Amp minimum feedback resistance is limited by the amplifier's source current (0.5 mA) and the required output voltage (VOH) to reach the comparator's 1.0 V clamp level: Rf(min) 3.0 (1.0 V) + 1.4 V = 8800 W 0.5 mA Current Sense Comparator and PWM Latch The UC3844B, UC3845B operate as a current mode controller, whereby output switch conduction is initiated by the oscillator and terminated when the peak inductor current reaches the threshold level established by the Error Amplifier Output/Compensation (Pin 1). Thus the error signal controls the peak inductor current on a cycle-by-cycle basis. The Current Sense Comparator PWM Latch configuration used ensures that only a single pulse appears at the Output during any given oscillator cycle. The inductor current is converted to a voltage by inserting the ground-referenced sense resistor RS in series with the source of output switch Q1. This voltage is monitored by the Current Sense Input (Pin 3) and compared to a level derived from the Error Amp Output. The peak inductor current under normal operating conditions is controlled by the voltage at Pin 1 where: Ipk = V(Pin 1) - 1.4 V 3 RS Abnormal operating conditions occur when the power supply output is overloaded or if output voltage sensing is lost. Under these conditions, the Current Sense Comparator threshold will be internally clamped to 1.0 V. Therefore the maximum peak switch current is: Ipk(max) = 1.0 V RS A fully compensated Error Amplifier with access to the inverting input and output is provided. It features a typical dc voltage gain of 90 dB, and a unity gain bandwidth of 1.0 MHz with 57 degrees of phase margin (Figure 6). The non-inverting input is internally biased at 2.5 V and is not pinned out. The converter output voltage is typically divided down and monitored by the inverting input. The maximum input bias current is -2.0 mA which can cause an output voltage error that is equal to the product of the input bias current and the equivalent input divider source resistance. The Error Amp Output (Pin 1) is provided for external loop compensation (Figure 29). The output voltage is offset by two diode drops (1.4 V) and divided by three before it connects to the inverting input of the Current Sense When designing a high power switching regulator it becomes desirable to reduce the internal clamp voltage in order to keep the power dissipation of RS to a reasonable level. A simple method to adjust this voltage is shown in Figure 20. The two external diodes are used to compensate the internal diodes, yielding a constant clamp voltage over temperature. Erratic operation due to noise pickup can result if there is an excessive reduction of the Ipk(max) clamp voltage. A narrow spike on the leading edge of the current waveform can usually be observed and may cause the power supply to exhibit an instability when the output is lightly loaded. This spike is due to the power transformer interwinding capacitance and output rectifier recovery time. The addition of an RC filter on the Current Sense Input with a time constant that approximates the spike duration will usually eliminate the instability (refer to Figure 24). http://onsemi.com 7 UC3844B, UC3845B, UC2844B, UC2845B VCC Vin VCC 7(12) Vref 8(14) RT 2.5V R R Internal Bias 3.6V Oscillator CT 4(7) + 1.0mA 2R 36V Reference Regulator VCC UVLO + Vref UVLO T S Q R Error Amplifier R 1.0V Current Sense Comparator GND 5(9) + - (See Text) VC 7(11) Output 6(10) Power Ground Q1 Voltage Feedback Input 2(3) Output/ Compensation 1(1) PWM Latch 5(8) Current Sense Input 3(5) RS Pin numbers adjacent to terminals are for the 8-pin dual-in-line package. Pin numbers in parenthesis are for the D suffix SOIC-14 package. = Sink Only Positive True Logic Figure 16. Representative Block Diagram Capacitor CT Latch "Set" Input Output/ Compensation Current Sense Input Latch "Reset" Input Output Large RT/Small CT Small RT/Large CT Figure 17. Timing Diagram http://onsemi.com 8 UC3844B, UC3845B, UC2844B, UC2845B Undervoltage Lockout Two undervoltage lockout comparators have been incorporated to guarantee that the IC is fully functional before the output stage is enabled. The positive power supply terminal (VCC) and the reference output (Vref) are each monitored by separate comparators. Each has built-in hysteresis to prevent erratic output behavior as their respective thresholds are crossed. The VCC comparator upper and lower thresholds are 16 V/10 V for the UCX844B, and 8.4 V/7.6 V for the UCX845B. The Vref comparator upper and lower thresholds are 3.6 V/3.4 V. The large hysteresis and low startup current of the UCX844B makes it ideally suited in off-line converter applications where efficient bootstrap startup techniques are required (Figure 30). The UCX845B is intended for lower voltage dc-dc converter applications. A 36 V Zener is connected as a shunt regulator from VCC to ground. Its purpose is to protect the IC from excessive voltage that can occur during system startup. The minimum operating voltage for the UCX844B is 11 V and 8.2 V for the UCX845B. Output designer added flexibility in tailoring the drive voltage independent of VCC. A Zener clamp is typically connected to this input when driving power MOSFETs in systems where VCC is greater than 20 V. Figure 23 shows proper power and control ground connections in a current-sensing power MOSFET application. Reference The 5.0 V bandgap reference is trimmed to 1.0% tolerance at TJ = 25C on the UC284XB, and 2.0% on the UC384XB. Its primary purpose is to supply charging current to the oscillator timing capacitor. The reference has short-circuit protection and is capable of providing in excess of 20 mA for powering additional control system circuitry. Design Considerations These devices contain a single totem pole output stage that was specifically designed for direct drive of power MOSFETs. It is capable of up to 1.0 A peak drive current and has a typical rise and fall time of 50 ns with a 1.0 nF load. Additional internal circuitry has been added to keep the Output in a sinking mode whenever an undervoltage lockout is active. This characteristic eliminates the need for an external pulldown resistor. The SOIC-14 surface mount package provides separate pins for VC (output supply) and Power Ground. Proper implementation will significantly reduce the level of switching transient noise imposed on the control circuitry. This becomes particularly useful when reducing the Ipk(max) clamp level. The separate VC supply input allows the Do not attempt to construct the converter on wire-wrap or plug-in prototype boards. High frequency circuit layout techniques are imperative to prevent pulse-width jitter. This is usually caused by excessive noise pick-up imposed on the Current Sense or Voltage Feedback inputs. Noise immunity can be improved by lowering circuit impedances at these points. The printed circuit layout should contain a ground plane with low-current signal and high-current switch and output grounds returning on separate paths back to the input filter capacitor. Ceramic bypass capacitors (0.1 mF) connected directly to VCC, VC, and Vref may be required depending upon circuit layout. This provides a low impedance path for filtering the high frequency noise. All high current loops should be kept as short as possible using heavy copper runs to minimize radiated EMI. The Error Amp compensation circuitry and the converter output voltage divider should be located close to the IC and as far as possible from the power switch and other noise-generating components. Vref 8(14) RT R Bias R RB 6 Osc CT 0.01 External Sync Input EA 4(7) + 2R 47 2(3) R C 5 2 5.0k 1 1(1) 5(9) 1(1) To Additional UCX84XBs 5(9) 8(14) RA 8 5.0k R Q S 4 3 R Bias R Osc 4(7) 7 2(3) EA 5.0k + 2R R MC1455 The diode clamp is required if the Sync amplitude is large enough to cause the bottom side of CT to go more than 300 mV below ground. f+ 1.44 (RA ) 2RB)C D(max) + RA RA ) 2RB Figure 18. External Clock Synchronization Figure 19. External Duty Cycle Clamp and Multi-Unit Synchronization http://onsemi.com 9 UC3844B, UC3845B, UC2844B, UC2845B VCC 7(12) 5.0V Ref 5.0V Ref 8(14) R Bias R + Osc 4(7) R2 + 1.0 mA 2(3) EA 2R R 1.0V 1(1) R1 5(9) Vin 8(14) + 7(11) Q1 R Bias R + Osc 4(7) 2(3) + 1.0mA 2R R 1.0V S T Q R VClamp S T Q R Comp/Latch 6(10) 5(8) 1.0M 1(1) EA 3(5) RS C tSoft-Start 3600C in mF R1R2 R1 ) R2 Where: 0 VClamp 1.0 V Ipk(max) [ VClamp RS 5(9) VClamp 1.67 + 0.33x10-3 R2 )1 R1 Figure 20. Adjustable Reduction of Clamp Level Figure 21. Soft-Start Circuit VCC 7(12) Vin (12) VCC Vin VPin 5 [ RS Ipk rDS(on) rDM(on) ) RS If: SENSEFET = MTP10N10M RS = 200 5.0V Ref 8(14) R Bias R + Osc 4(7) + 1.0 mA 2(3) R2 1(1) R1 MPSA63 5(9) 5.0V Ref + 7(11) Q1 T S Q R 5(8) 6(10) S Q R Comp/Latch 3(5) (5) RS Control Circuitry Ground: To Pin (9) RS 1/4 W (8) T (10) + + (11) G Then : VPin 5 [ 0.075 Ipk D SENSEFET S K M VClamp EA 2R R 1.0V Comp/Latch Power Ground: To Input Source Return VClamp 1.67 R2 )1 R1 Where: 0 VClamp 1.0 V R1 R2 VC tSoftStart + * In 1 * C R1 ) R2 3VClamp Ipk(max) [ VClamp RS Virtually lossless current sensing can be achieved with the implementation of a SENSEFETt power switch. For proper operation during over-current conditions, a reduction of the Ipk(max) clamp level must be implemented. Refer to Figures 20 and 22. Figure 22. Adjustable Buffered Reduction of Clamp Level with Soft-Start Figure 23. Current Sensing Power MOSFET http://onsemi.com 10 UC3844B, UC3845B, UC2844B, UC2845B VCC 7(12) Vin 5.0V Ref + + T S Q R Comp/Latch 3(5) C R RS 6(10) 5(8) 7(11) Q1 The addition of the RC filter will eliminate instability caused by the leading edge spike on the current waveform. Figure 24. Current Waveform Spike Suppression VCC 7(12) Vin + 0 IB Vin 5.0V Ref + + 7(11) Rg T S Q R Comp/Latch 3(5) RS 5(8) 6(10) Q1 - Base Charge Removal C1 Q1 6(10) 5(8) 3(5) RS Series gate resistor Rg will damp any high frequency parasitic oscillations caused by the MOSFET input capacitance and any series wiring inductance in the gate-source circuit. The totem pole output can furnish negative base current for enhanced transistor turn-off, with the addition of capacitor C1. Figure 25. MOSFET Parasitic Oscillations Figure 26. Bipolar Transistor Drive http://onsemi.com 11 UC3844B, UC3845B, UC2844B, UC2845B VCC 7(12) Isolation Boundary 5.0V Ref + + T S Q R Comp/Latch 3(5) C R RS NS 7(11) Q1 + 0 6(10) 5(8) 50% DC VGS Waveforms + 0 25% DC Vin Ipk = V(Pin 1) - 1.4 3 RS NS Np NP Figure 27. Isolated MOSFET Drive 8(14) R Bias R Osc 4(7) + 1.0 mA 2(3) 2R R EA 1(1) MCR 101 2N 3905 2N 3903 5(9) The MCR101 SCR must be selected for a holding of < 0.5 mA @ TA(min). The simple two transistor circuit can be used in place of the SCR as shown. All resistors are 10 k. Figure 28. Latched Shutdown From VO Ri Cf 2.5V + 1.0mA 2(3) Rf 1(1) EA 2R R From VO Rp Cp 2.5V + 1.0mA 2R EA R Ri Rd Cf 2(3) Rf 1(1) Rd Rf 8.8k 5(9) 5(9) Error Amp compensation circuit for stabilizing any current mode topology except for boost and flyback converters operating with continuous inductor current. Error Amp compensation circuit for stabilizing current mode boost and flyback topologies operating with continuous inductor current. Figure 29. Error Amplifier Compensation http://onsemi.com 12 UC3844B, UC3845B, UC2844B, UC2845B MBR1635 4.7W MDA 202 + L1 250 56k 4.7k 3300 pF T1 2200 MUR110 + 1000 + 5.0V/4.0A 115 Vac 5.0V RTN 1N4935 7(12) + 1N4935 + 68 1000 47 1000 MUR110 + L2 10 + 12V/0.3A 100 5.0V Ref 0.01 8(14) 33k R Osc 1.0nF 18k 100 pF 4(7) 2(3) R 4.7k 150k 1(1) 5(9) 12V RTN R Bias + + + S Q T 7(11) 1N4937 + 10 L3 + -12V/0.3A 22 6(10) 1N5819 MTP 4N50 680pF 2.7k 1N4937 EA 5(8) 1.0k 3(5) 470pF 0.5 Comp/Latch T1 - Primary: 45 Turns #26 AWG Secondary 12 V: 9 Turns #30 AWG (2 Strands) Bifiliar Wound Secondary 5.0 V: 4 Turns (six strands) #26 Hexfiliar Wound Secondary Feedback: 10 Turns #30 AWG (2 strands) Bifiliar Wound Core: Ferroxcube EC35-3C8 Bobbin: Ferroxcube EC35PCB1 Gap: 0.10" for a primary inductance of 1.0 mH L1 - 15 mH at 5.0 A, Coilcraft Z7156 L2, L3 - 25 mH at 5.0 A, Coilcraft Z7157 Figure 30. 7 W Off-Line Flyback Regulator Test Line Regulation: 5.0 V 12 V Conditions Vin = 95 Vac to 130 Vac Vin = 115 Vac, Iout = 1.0 A to 4.0 A Vin = 115 Vac, Iout = 100 mA to 300 mA Vin = 115 Vac Vin = 115 Vac Results D = 50 mV or 0.5% D = 24 mV or 0.1% D = 300 mV or 3.0% D = 60 mV or 0.25% 40 mVpp 80 mVpp 70% Load Regulation: 5.0 V 12 V Output Ripple: Efficiency 5.0 V 12 V All outputs are at nominal load currents unless otherwise noted. http://onsemi.com 13 UC3844B, UC3845B, UC2844B, UC2845B Vin = 15V UC3845B 7(12) Output Load Regulation (Open Loop Configuration) + IO (mA) 47 VO (V) 29.9 28.8 28.3 27.4 24.4 34V 8(14) 10k Reference Regulator 2.5V R R Internal Bias 3.6V Osc 1.0nF 4(7) 2(3) Error Amplifier 1(1) 5(9) VCC UVLO + - 7(11) 1N5819 0 2 9 18 36 1N5819 + - Vref UVLO T 6(10) 15 10 + 0.5mA 2R R 1.0V S R + 5(8) PWM Latch Connect to Pin 2 for closed loop operation. R2 VO 2 (Vin) + 47 Q 3(5) R1 VO = 2.5 R2 ) 1 R1 Current Sense Comparator The capacitor's equivalent series resistance must limit the Drive Output current to 1.0 A. An additional series resistor may be required when using tantalum or other low ESR capacitors. The converter's output can provide excellent line and load regulation by connecting the R2/R1 resistor divider as shown. Figure 31. Step-Up Charge Pump Converter Vin = 15V UC3845B 7(12) Output Load Regulation + IO (mA) 47 VO (V) -14.4 -13.2 -12.5 -11.7 -10.6 VO -Vin 34V 8(14) 10k Reference Regulator 2.5V R R Internal Bias 3.6V Osc 1.0nF 4(7) 2(3) Error Amplifier 1(1) 5(9) VCC UVLO + - 7(11) 0 2 9 18 32 1N5819 1N5819 + - Vref UVLO T 6(10) 15 10 + 0.5mA 2R R 1.0V S R + 5(8) Q PWM Latch 3(5) 47 Current Sense Comparator The capacitor's equivalent series resistance must limit the Drive Output current to 1.0 A. An additional series resistor may be required when using tantalum or other low ESR capacitors. Figure 32. Voltage-Inverting Charge Pump Converter http://onsemi.com 14 UC3844B, UC3845B, UC2844B, UC2845B ORDERING INFORMATION Device UC384xBD UC384xBDG UC384xBDR2 UC384xBDR2G UC384xBD1 UC384xBD1G UC384xBD1R2 UC384xBD1R2G UC384xBN UC384xBNG UC284xBD UC284xBDG UC284xBDR2 UC284xBDR2G UC284xBD1 UC284xBD1G UC284xBD1R2 UC284xBD1R2G UC284xBN UC284xBNG UC384xBVD UC384xBVDG UC384xBVDR2 UC384xBVDR2G UC384xBVD1 UC384xBVD1G UC384xBVD1R2 UC384xBVD1R2G UC384xBVN UC384xBVNG TA = -40 to +105C TA = -25 to +85C TA = 0 to +70C Operating Temperature Range Package SOIC-14 SOIC-14 (Pb-Free) SOIC-14 SOIC-14 (Pb-Free) SOIC-8 SOIC-8 (Pb-Free) SOIC-8 SOIC-8 (Pb-Free) PDIP-8 PDIP-8 (Pb-Free) SOIC-14 SOIC-14 (Pb-Free) SOIC-14 SOIC-14 (Pb-Free) SOIC-8 SOIC-8 (Pb-Free) SOIC-8 SOIC-8 (Pb-Free) PDIP-8 PDIP-8 (Pb-Free) SOIC-14 SOIC-14 (Pb-Free) SOIC-14 SOIC-14 (Pb-Free) SOIC-8 SOIC-8 (Pb-Free) SOIC-8 SOIC-8 (Pb-Free) PDIP-8 PDIP-8 (Pb-Free) Shipping 55 Units/Rail 55 Units/Rail 2500 Tape & Reel 2500 Tape & Reel 98 Units/Rail 98 Units/Rail 2500 Tape & Reel 2500 Tape & Reel 50 Units/Rail 50 Units/Rail 55 Units/Rail 55 Units/Rail 2500 Tape & Reel 2500 Tape & Reel 98 Units/Rail 98 Units/Rail 2500 Tape & Reel 2500 Tape & Reel 50 Units/Rail 50 Units/Rail 55 Units/Rail 55 Units/Rail 2500 Tape & Reel 2500 Tape & Reel 98 Units/Rail 98 Units/Rail 2500 Tape & Reel 2500 Tape & Reel 50 Units/Rail 50 Units/Rail For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. x indicates either a 4 or 5 to define specific device part numbers. http://onsemi.com 15 UC3844B, UC3845B, UC2844B, UC2845B MARKING DIAGRAMS PDIP-8 N SUFFIX CASE 626 8 UC384xBN AWL YYWWG 1 1 8 UC384xBVN AWL YYWWG 1 8 UC284xBN AWL YYWWG SOIC-14 D SUFFIX CASE 751A 14 UC384xBDG AWLYWW 1 1 14 UC384xBVDG AWLYWW 1 14 UC284xBDG AWLYWW SOIC-8 D1 SUFFIX CASE 751 8 384xB ALYW G 1 1 8 384xB ALYWV G 1 8 284xB ALYW G x A WL, L YY, Y WW, W G or G = 4 or 5 = Assembly Location = Wafer Lot = Year = Work Week = Pb-Free Package http://onsemi.com 16 UC3844B, UC3845B, UC2844B, UC2845B PACKAGE DIMENSIONS PDIP-8 N SUFFIX CASE 626-05 ISSUE L NOTES: 1. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL. 2. PACKAGE CONTOUR OPTIONAL (ROUND OR SQUARE CORNERS). 3. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. DIM A B C D F G H J K L M N MILLIMETERS MIN MAX 9.40 10.16 6.10 6.60 3.94 4.45 0.38 0.51 1.02 1.78 2.54 BSC 0.76 1.27 0.20 0.30 2.92 3.43 7.62 BSC --10_ 0.76 1.01 INCHES MIN MAX 0.370 0.400 0.240 0.260 0.155 0.175 0.015 0.020 0.040 0.070 0.100 BSC 0.030 0.050 0.008 0.012 0.115 0.135 0.300 BSC --10_ 0.030 0.040 8 5 -B- 1 4 F NOTE 2 -A- L C -T- SEATING PLANE J N D K M M TA B H G 0.13 (0.005) M M http://onsemi.com 17 UC3844B, UC3845B, UC2844B, UC2845B SOIC-14 CASE 751A-03 ISSUE H -A- 14 8 -B- P 7 PL 0.25 (0.010) M B M 1 7 NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE. 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION. G C -T- SEATING PLANE R X 45 _ F D 14 PL 0.25 (0.010) M K TB S M A S J DIM A B C D F G J K M P R MILLIMETERS MIN MAX 8.55 8.75 3.80 4.00 1.35 1.75 0.35 0.49 0.40 1.25 1.27 BSC 0.19 0.25 0.10 0.25 0_ 7_ 5.80 6.20 0.25 0.50 INCHES MIN MAX 0.337 0.344 0.150 0.157 0.054 0.068 0.014 0.019 0.016 0.049 0.050 BSC 0.008 0.009 0.004 0.009 0_ 7_ 0.228 0.244 0.010 0.019 SOLDERING FOOTPRINT 7X 7.04 1 0.58 14X 14X 1.52 1.27 PITCH DIMENSIONS: MILLIMETERS http://onsemi.com 18 UC3844B, UC3845B, UC2844B, UC2845B PACKAGE DIMENSIONS SOIC-8 NB CASE 751-07 ISSUE AH -X- A 8 5 NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE. 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION. 6. 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07. MILLIMETERS MIN MAX 4.80 5.00 3.80 4.00 1.35 1.75 0.33 0.51 1.27 BSC 0.10 0.25 0.19 0.25 0.40 1.27 0_ 8_ 0.25 0.50 5.80 6.20 INCHES MIN MAX 0.189 0.197 0.150 0.157 0.053 0.069 0.013 0.020 0.050 BSC 0.004 0.010 0.007 0.010 0.016 0.050 0_ 8_ 0.010 0.020 0.228 0.244 B 1 S 4 0.25 (0.010) M Y M -Y- G K C -Z- H D 0.25 (0.010) M SEATING PLANE N X 45 _ 0.10 (0.004) M J ZY S X S DIM A B C D G H J K M N S SOLDERING FOOTPRINT* 1.52 0.060 7.0 0.275 4.0 0.155 0.6 0.024 1.270 0.050 SCALE 6:1 mm inches *For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. SENSEFET is a trademark of Semiconductor Components Industries, LLC. ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850 ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative http://onsemi.com 19 UC3844B/D |
Price & Availability of UC3845BVD1G
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |